

06-30-00

PTO/SB/05 (4/98)

Approved for use through 09/30/2000. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Please type a plus sign (+) inside this box

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

JC498 U 09/606367 PTO
06/28/00

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 042390.P8530
First Inventor or Application Identifier Feng Chen
Title DIFFERENTIAL SENSE LATCH SCHEME
Express Mail Label No. EL034434496US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

1. Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)2. Specification [Total Pages 16]
(preferred arrangement set forth below)

- Descriptive title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. Drawing(s) (35 U.S.C. 113) [Total Sheets 6]

4. Oath or Declaration [Total Pages 4]

- a. Newly executed (original copy)
- b. Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 16 completed)
- i. DELETION OF INVENTOR(S)
Signed statement attached deleting
inventor(s) named in the prior application,
see 37 CFR §§ 1.63(d)(2) and 1.33(b).

***NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).**

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

- 5. Microfiche Computer Program (Appendix)
- 6. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
 - a. Computer Readable Copy
 - b. Paper Copy (identical to computer copy)
 - c. Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

- 7. Assignment Papers (cover sheet & document(s))
- 8. 37 C.F.R. § 3.73(b) Statement Power of Attorney
(when there is an assignee)
- 9. English Translation Document (if applicable)
- 10. Information Disclosure Statement (IDS)/PTO - 1449 Copies of IDS Citations
- 11. Preliminary Amendment
- 12. Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
- 13. *Small Entity Statement(s) Statement filed in prior application,
Status still proper and desired
- 14. Certified Copy of Priority Document(s)
(if foreign priority is claimed)
- 15. Other:

16. If a **CONTINUING APPLICATION**, check appropriate box, and supply the requisite information below and in a preliminary amendment:

Continuation Divisional Continuation-in-part (CIP) of prior application No: _____

Prior application Information: Examiner _____ Group/Art Unit: _____


For **CONTINUATION or DIVISIONAL APPS** only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) or Correspondence address below

Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP			
Address	12400 Wilshire Boulevard, Seventh Floor			
City	Los Angeles	State	California	Zip Code
Country	U.S.A.	Telephone	(503) 684-6200	Fax (503) 684-3245

Name (Print/Type) Paul A. Mendonsa, Reg. No. 42,879

Signature 

Date 06/28/2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

JC498 U 09/606367 PTO
06/28/00

APPLICATION FOR UNITED STATES LETTERS PATENT

FOR

DIFFERENTIAL SENSE LATCH SCHEME

Inventor(s): Feng Chen
Thomas D. Fletcher

intel®

Intel Corporation
2111 NE 25th Avenue; JF3-147
Hillsboro, OR 97124
Phone: (503) 264-0967
Facsimile: (503) 264-1729

"Express Mail" label number EL03442449645

DIFFERENTIAL SENSE LATCH SCHEME

BACKGROUND

1. Field

5 This disclosure relates to latches, and, more particularly, to differential sense latches.

2. Background Information

Two typical competing concerns in circuit design are performance versus power consumption and performance versus silicon area. Typically, improving the performance of 10 a circuit, such as one embodied on an integrated circuit (IC), for example, results, at least, in corresponding increases in power consumption and/or silicon area, for example, both of which may be undesirable. For example, with such circuits, electronic system and IC packaging costs may increase due to measures that are employed to dissipate the heat generated by such increases in power consumption. Also, for example, increases in power 15 consumption may present additional circuit design concerns, such as IC reliability and circuit immunity to electronic noise. Current methods employed to achieve such performance improvements may also result in increases to silicon area of such an IC, which is typically directly related to increases in power consumption.

In this regard, dynamic and differential circuitry may be subject to at least some of 20 the foregoing concerns, though additional concerns may exist. These types of circuits are, for example, typically employed in high-speed circuitry. In this context, high-speed circuitry is circuitry that is capable of processing electronic signals at a relatively fast rate as compared to other types of circuitry, such as static logic, for example. The term high-speed, in this context, is well-known to those of skill in the art.

25 In certain situations, for such circuit embodiments, it may be desirable to retain, for some specific time duration, an electronic signal, or signals produced by such differential and/or dynamic circuitry. Similar concerns regarding methods for improving the performance or speed of ICs employing such dynamic and differential circuitry may also be relevant to such associated circuitry for retaining such signal(s). In this respect, such 30 methods may actually result in adverse impacts on performance, such as "speed", for example, due, at least in part, to the capacitive loading typically associated with circuits employed in implementing such techniques. Therefore, alternatives for achieving such performance improvements may be desirable.

BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, 5 both as to organization and method of operation, together with features and advantages thereof, may best be understood by reference to the following detailed description when read with the accompanying drawings in which:

FIG. 1 is a schematic diagram illustrating two current differential latch embodiments.

10 FIG. 2 is a schematic diagram illustrating embodiments of P-type and N-type differential sense amplifiers.

FIG. 3 is a schematic diagram illustrating an embodiment of a differential domino (dynamic) circuit.

15 FIG. 4 is a schematic diagram illustrating an embodiment of an N-type sense latch in accordance with the invention.

FIG. 5 is a schematic diagram illustrating an embodiment of a P-type sense latch in accordance with the invention.

20 FIG. 6 is a block diagram illustrating an embodiment of a processor in accordance with the invention.

DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific 25 details. In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the present invention.

As was previously indicated, dynamic and/or differential circuitry may be employed in circuits, such as those embodied on an integrated circuit, to achieve, for example, improvements in performance of such circuits. As was also indicated above, in certain 30 situations, it may be desirable to retain an electronic signal value produced by such differential or dynamic circuitry for a certain period of time. Though it may depend on the specific embodiment, this time may be substantially equal to one clock period for a circuit in which such a scheme is employed, though, of course, alternatives may exist. Typically,

as those of skill in the art would be aware, such electronic signal values are typically produced by such differential and/or dynamic circuitry as a result of an evaluate operation. Evaluate operations will be discussed in further detail hereinafter. However, at a high level, as those of skill in the art would be aware, such a technique typically comprises pre- 5 charging such circuitry, applying input signals to such circuitry and then applying an electronic signal, which causes such circuitry to "evaluate" the input signals and produce a corresponding output signal. In such a circuit, once such an evaluate operation is complete the circuit typically is returned to pre-charge mode to facilitate execution of a subsequent evaluate operation. Typically, this sequence occurs in less than one clock cycle. In this 10 scenario, the results of the prior evaluate would typically no longer be available.

Depending on the particular embodiment, the above scenario may be undesirable. For example, if such differential and/or dynamic circuitry were employed to interface with static logic, such as traditional complementary metal-oxide silicon (CMOS) logic gates, it may be desirable to retain the result from such an evaluate until that result is replaced with 15 a result from a subsequent evaluate operation. In this regard, FIG. 1 illustrates two current techniques for retaining such results.

FIG. 1 illustrates two embodiments of current latches that may be employed with certain types of differential or dynamic circuitry to retain such evaluation results. In this respect, the circuit in block 100 may be employed with differential and/or dynamic circuits 20 that are designed to pre-charge their differential output terminals to a voltage that is substantially equal to ground or "pulled low", such as p-sense amp 110. Such sense amps will be discussed in further detail hereafter.

For the embodiment illustrated in block 100, the output terminals of a p-sense amplifier (amp), 110, are each coupled to one input terminal of each of the cross-coupled 25 NOR gates 120 and 130. These cross-coupled NOR gates form a differential latch. In this regard, during pre-charge, such a latch would retain a result stored by a previous evaluate operation. The latch would retain such a result during pre-charge due, at least in part, to the aspect that the output terminals of the amp are pulled low during pre-charge. Because 30 of the cross-coupled configuration of the NOR gates, pulling a single input terminal low on each gate will not result in modification of the contents of such a latch. During an evaluation of p-sense amp 110, one of the two differential outputs would be pulled high while the other will remain low. This may, depending on the contents of the latch, result in the modification of the contents of the latch. In this regard, if an evaluate operation

pulls the inverted output terminal, designated "d#", of p-sense amp 110 high and then a subsequent evaluate pulls the non-inverted output terminal, designated "d", high, this sequence would result in the latch contents being modified.

FIG. 1 also illustrates, in block 150, another embodiment of a current latch that may be employed with differential and/or dynamic circuitry. Here, the differential latch comprises cross-coupled NAND gates 170 and 180. Such a latch may be employed with differential and/or dynamic circuitry that is designed to have output terminals which are pre-charged to a voltage substantially equal to a power supply voltage for such a circuit, or "pulled high", such as n-sense amp 120. As was the case with the circuit illustrated in block 100, a result stored in such a latch would be retained during a pre-charge operation as pulling only a single input terminal of each NAND gate high would not result in the contents of such a latch being modified.

FIG. 2 illustrates an embodiment of a p-sense amp, 210, and an embodiment of an n-sense amp, 260. These sense amps may be employed by the configurations illustrated in FIG. 1. In this regard, for p-sense amp 210, pre-charge would occur when a clock signal asserted on the terminal designated "pclk#" is pulled high. For n-sense amp 260, pre-charge would occur when a clock signal asserted on its pclk terminal is pulled low. Likewise, "evaluate" would occur when such a clock signal is pulled low for p-sense amp 210 and pulled high for n-sense amp 260. In certain embodiments employing a global clock signal, it may be desirable to invert the clock input signal for p-sense amps, as is discussed in more detail hereafter. This may be advantageous in, for example, synchronous circuits, as pre-charge and evaluate for n-sense amps and p-sense amps in such an embodiment may occur substantially simultaneously.

While the foregoing technique addresses the concern of retaining an evaluation result from differential and/or dynamic circuitry for a time substantially equivalent to one clock cycle, such embodiments also have certain disadvantages. For example, because of the cross-coupled configuration of the latches employed in these embodiments, two full CMOS gate delays would be added to a signal path in which such a latch is employed. These gate delays may, therefore, adversely affect the performance of such a signal path. One way the concern with gate delay may be addressed is to decrease such gate delays by increasing transistor sizes in such gates. This technique, however, may result in increased power consumption and increased silicon area for such circuits, which are embodied on an integrated circuit (IC), for example. This result may also be undesirable.

FIG. 3 is schematic diagram of a differential domino circuit, which may be used to illustrate additional concerns in this regard. As is well-known to those of skill in the art, domino circuits are typically used in high performance circuit embodiments, such as various types of processors, for example. Such domino circuits typically operate in a 5 cascade fashion. That is, one stage of circuitry typically triggers the next stage, or "dominoes" into the next stage. The operation of such circuits is well-known to those of skill in the art. Such domino circuits typically have pre-charge and evaluate phases, in a similar fashion as was previously discussed. However, because such circuitry typically employs a pulse clock, such results may be available for a relatively short period of time. 10 Such pulse clocks, when employed in dynamic and/or differential circuitry, present pulse width concerns that are discussed hereafter.

The embodiment, 300, illustrated in FIG. 3 shows one technique that, at least in part, addresses the foregoing concern of retaining evaluate results in a differential domino circuit. In this regard, transistors 375 and 385 may function as a differential latch to 15 retain such a result. However, such a result would be present until the differential domino circuit began its next pre-charge operation, which is typically a shorter duration than is desired in certain situations. In this respect, the differential output terminals, designated "out" and "out#" may be pre-charged high via keepers 305 and 310 when a clock signal applied via the terminal designated "pclk" is pulled low. Input signals may then be applied 20 to transistors 315-335 and 345-365 in block 390. These transistors represent a logic function to be evaluated for this particular embodiment of a differential domino circuit. A pulse clock may then be asserted on the pclk terminal. This will turn on transistors 340 and 370, which will "evaluate" the logic function and the differential result will be 25 "latched" by transistors 375 and 380. As those of skill in the art would know, in differential domino circuits, such as 300, one of the two differential output terminals would be pulled low as result of such an evaluate while the other remains high.

Although, the result will be "latched" in such an embodiment, that result will typically no longer be available once the next pre-charge operation begins, that is, when the pclk terminal is pulled low after the pulse clock duration. In situations where it may be 30 desirable to retain the result of such an evaluate operation for a longer duration, such as until the next evaluate operation, a latch comprising cross-coupled NAND gates, such as was previously discussed, would typically be employed. However, employing such a latch may result in the previously discussed corresponding disadvantages.

As was previously indicated, the use of pulse clocks in differential circuits, such as the previously discussed embodiments, presents concerns associated with the width of such a pulse. Typically, reductions in such pulse widths may, in turn, result in performance improvements. In this regard, assuming a fixed time for a pre-charge 5 operation, a shorter pulse clock duration may result in improved performance as more pulses may be generated over a given time period. As those of skill in the art would be aware, shortening such a pulse clock's duration may result in adverse effects due to what is typically referred to as signal evaporation. In this context, signal evaporation may be due, at least in part, to the intrinsic delay of transistors or logic gates associated with such 10 a pulse clock. At a high level, if the pulse clock duration is not as long or longer than such associated intrinsic delays, signals in a circuit path may evaporate or disappear as evaluate results are not available for a sufficient period of time. This phenomenon is typically addressed by what may be referred to as a pulse width to gate delay ratio and is well-known to those of skill in the art. Based on the foregoing concerns, alternative techniques 15 for retaining evaluate results from differential and dynamic circuitry may be desirable.

FIG. 4 illustrates an embodiment of a differential sense latch in accordance with the invention that may address at least some of the foregoing concerns. While the invention is not limited in scope in this respect, this particular embodiment of a differential sense latch may be employed with an n-sense amp, as is illustrated in FIG. 4. This particular 20 embodiment comprises n-sense amp 460, differential sense circuit 470 and latch, or jam latch, 480. Both n-sense amps and jam latches are well-known to those of skill in the art.

As was previously indicated, such a sense amp's output terminals would be pre-charged high while a signal asserted on the terminal that is designated "clock" is low. In this particular embodiment, during pre-charge, transistors 405, 410, 420 and 425 would 25 be off. This would allow jam latch 480 to maintain a currently stored value as differential sense circuit would not be applying any voltage to the latch via the couplings illustrated in FIG. 4. Transistors 415 and 430 would be on, but would not affect the latch contents, as they would be electrically isolated from the latch by transistors 410 and 425. Once the output terminals are pre-charged, differential input signals may then be applied on the input 30 terminals, designated "in" and "in#." For the sake of illustration, though the invention is not so limited, it will be assumed that terminal "in" is at a voltage greater than terminal "in#." After applying these input signals, generating a pulse clock on "clock" would result in these input signals being "evaluated." This evaluate operation would, in turn, result in

"d#", the inverted output terminal of n-sense amp 460, being pulled low. The pulse clock would also turn on transistors 410 and 425, allowing the differential sense circuit to be evaluated in a dynamic fashion. Since "d", the non-inverted output terminal of n-sense amp 460 would remain high, transistor 405 would remain off and 415 would remain on.

5 Since "d#", the inverted output terminal, is pulled low, transistor 420 would turn on and transistor 430 would turn off. In this situation, the terminal of jam latch 480 designated "out#" would be pulled low while the terminal designated "out" would be pulled high. This may be referred to as a push-pull configuration and would typically result in the contents of such a latch becoming stable faster than if one terminal of the latch was pulled high or low

10 to change its contents, for example.

Such an embodiment may be advantageous over current embodiments in a number of respects. For example, the time employed to latch an evaluate result using such a configuration may be reduced relative to cross-coupled NAND gates, for example. This is due, at least in part, to two factors, though, of course, the invention is not limited in scope 15 in this respect. First, as was previously indicated, the time employed to latch such a result in a cross-coupled NAND latch comprises two CMOS gate delays. In contrast, the time employed for this particular embodiment comprises a single simple gate delay. In this context, a simple gate delay means that transistor 420 may pull the terminal of latch 480, designated "out", high without any significant pull-down contention and, therefore, may be faster than a single CMOS gate delay. In such an embodiment, to reduce such pull-down 20 contention, a pulse clock signal would be generated once transistor 425 was off, or "d#" was pulled low. There are number of techniques that may be employed to achieve such a result and the invention is not limited in scope to any particular technique for reducing pull-down contention. Second, such a configuration may employ less time to latch a result 25 due, at least in part, to the previously discussed push-pull configuration. Because one terminal of latch 480 would be pulled high and one terminal pulled low at substantially the same time, the time to "latch" a result may be reduced as compared to the two CMOS gate delays typically employed by prior embodiments. An additional benefit of this particular embodiment is due, at least in part, to the aspect that such embodiments latch 30 evaluate results based, at least in part, on a clock signal. Therefore, such a differential sense amp may alternatively be employed as a flip-flop, which may provided additional design flexibility in certain embodiments.

As was previously discussed with respect to prior embodiment latches, this particular embodiment also may address concerns related to signal evaporation. Because such differential sense latches operate in a substantially static manner they may have higher gain than conventional latch circuits. Therefore, such differential sense latches may 5 refresh signals to a voltage substantially equivalent to the power supply voltage for circuits in which they are employed. Therefore, the adverse affects of evaporation may be reduced. Additionally, this particular embodiment may employ less silicon area and consume less power than prior embodiments for a variety of reasons. For example, due at least in part to the differential sense circuit being operated with reduced pull-up and pull- 10 down contention, the transistors employed may be smaller, as less drive current may be employed to achieve similar performance, or even improved performance. Also, this lack of contention may reduce the amount of power consumption as switching current may be reduced. Additionally, due at least in part to the fact that such embodiments are not configured in a cross-coupled configuration, reductions in transistor sizes may also be 15 realized, as output terminal loading and gate-delays may be reduced. Therefore, embodiments such as 400 may consume less power and silicon area than prior embodiments without an adverse effect or with a reduced adverse effect, and perhaps a potential improvement in performance.

Another potential advantage of embodiments, such as 400, as compared to other 20 typical differential or dynamic circuit elements is based, at least in part, on the aspect that they operate in a substantially static manner and that they may be evaluated in a dynamic fashion. These aspects of such embodiments may allow them to be employed to interface with static logic, such as CMOS gates, differential circuitry, such as sense amps, and dynamic circuitry, such as domino or differential domino circuits. This flexibility may result 25 in design and performance benefits, such as those that have been previously discussed. The invention is, of course, not limited in scope to the foregoing advantages or applications, and additional benefits and techniques may exist in alternative embodiments.

FIG. 5 illustrates an alternative embodiment of a differential sense latch, which may be employed with differential circuitry, for example. For this particular embodiment, the 30 differential sense latch comprises differential sense circuit 580 and jam latch 590. As is illustrated in FIG. 5, such a differential sense latch may be employed, for example, with a p-sense amp, though the invention is not limited in scope in this respect. Alternatively, such a latch might be employed with a differential p-type domino circuit, for example.

As was previously indicated, p-sense amp outputs typically are pulled low during pre-charge. For this particular embodiment, during such a pre-charge operation, transistors 540, 550, 560 and 570 would be off and, therefore, the output terminals of differential sense circuit 580 would not be driven by the differential sense circuit, or tri-stated as it is typically called. For this embodiment, since the clock input signal is inverted, pre-charge would occur when a signal applied to "clock" is pulled low, in a similar manner as discussed with respect to FIG. 4. This may be advantageous as p-sense amps and n-sense amps employed in the same circuit would pre-charge and evaluate substantially simultaneously and, therefore, facilitate synchronous or sequential operation of such circuits.

For this particular embodiment, jam latch 590 would retain a previously stored result during such a pre-charge operation, as may be desired. As is illustrated in FIG. 5, differential sense circuit 580 is not coupled with the "clock" terminal. This may be advantageous, as the differential sense circuit would not add additional load to a clock distribution tree in such embodiments, which may, in turn, reduce area and power consumption over alternative techniques that might be employed.

Again, for illustrative purposes, it will be assumed that a signal applied to the terminal designated "in" is of a voltage greater than a signal applied to the terminal designated "in#." P-sense amp 510 would "evaluate" these input signals in response to, for example, a pulse clock signal on the terminal designated "clock" in FIG. 5. For this particular example, the non-inverted output terminal, designated "d", of p-sense amp 510 may be pulled high as a result of such pulse clock signal. This, in turn, would result in turning on transistors 540 and 560, which would, respectively, pull the terminal of jam latch 590, designated "out#", low and the terminal designated "out" high. For this particular embodiment, two parallel gate delays are present. The terminal of jam latch 590 being pulled down will be on a signal path with a simple gate delay, as was previously discussed. The terminal of jam latch 590 being pulled up will be on a circuit path with a full gate delay, due to either inverter 520 or 530, plus a simple gate delay, due to either transistor 540 or 560. While this configuration may have additional gate delay as compared to the embodiment illustrated in FIG. 4., it may provide performance advantages over prior embodiments that comprise two full CMOS gate delays. These performance advantages would be due, at least in part, to a reduction in gate delay. Additionally, performance advantages may result due, at least in part, to the reduction of pull-up/pull-

down contention and the push-pull configuration of jam latch 590, as was previously described.

FIG. 6 illustrates a block diagram of an IC in accordance with the invention. This particular embodiment comprises a processor, which may comprise a microprocessor, digital signal processor or network processor, for example. For this particular embodiment, a differential sense latch, 620, such as those previously discussed, may be employed in a datapath of such a processor. As is well-known to those of skill in the art, a datapath, in this context, may comprise a circuit path employed for performing, for example, calculations or electronic operations in such a processor. Here, though the invention is not limited in scope in this respect, such a differential sense latch may be coupled to either a differential domino circuit or low voltage swing circuitry, such as a sense amp, for example, as illustrated in block 610. Differential sense latch 620 is further coupled to either static or domino full swing logic in block 630, which is, in turn, coupled to additional logic, such as flip-flop 640 for this particular embodiment. The invention is, of course, not limited in scope to use in datapaths, ICs or processors and many alternative applications may exist.

While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.

What is claimed is:

1 1. A circuit comprising:
2 a differential sense circuit;
3 a latch;
4 said differential sense circuit and said latch being coupled so as to form a
5 differential sense latch such that, in operation, an electronic signal stored in said latch is
6 retained for at least one clock cycle.

1 2. The circuit of claim 1, wherein said differential sense circuit is coupled to said latch
2 in a push-pull configuration.

1 3. The circuit of claim 2, further comprising a sense amp, said sense amp and said
2 differential sense latch coupled such that, in operation, differential signals present on
3 differential output terminals of said sense amp cause an electronic signal to be stored in
4 said differential sense latch.

1 4. The circuit of claim 3, wherein said sense amp comprises a p-type sense amp.

1 5. The circuit of claim 4, wherein said differential sense circuit comprises:
2 a first inverter and a second inverter, said first and second inverters having an
3 output terminal, a pull-up terminal and a pull-down terminal; said output terminals being
4 respectively coupled to opposite terminals of said latch, said pull-down terminals being
5 respectively coupled to a non-inverted output terminal and an inverted output terminal of
6 said p-type sense amp;

7 a third inverter having an input terminal and an output terminal, said input terminal
8 being coupled to said inverted output terminal and said output terminal being coupled to
9 said pull-up terminal of said first inverter; and

10 a fourth inverter having an input terminal and an output terminal, said input terminal
11 being coupled to said non-inverted output terminal and said output terminal being coupled
12 to said pull-up terminal of said second inverter.

1 6. The circuit of claim 5, wherein said inverters comprise transistors coupled so that,
2 in operation, substantially equivalent loads are applied to said inverted and non-inverted
3 output terminals of said p-type sense amp.

1 7. The circuit of claim 3, wherein said sense amp comprises an n-type sense amp.

1 8. The circuit of claim 7, wherein said differential sense circuit comprises:
2 a first inverter and a second inverter each having stacked n-devices, an input
3 terminal, an output terminal and a clock terminal;
4 said output terminals being coupled, respectively, to opposite terminals of said
5 latch, said input terminals being coupled, respectively, to a non-inverted output terminal
6 and an inverted output terminal of said n-type sense amp; and
7 said clock terminals being coupled to a pre-charge clock terminal of said n-type
8 sense amp, wherein said clock terminals of said first and second inverters are further
9 coupled to a respective top n-device of said stacked n-devices in said first and second
10 inverters.

1 9. The circuit of claim 8, wherein said inverters comprise transistors which, in
2 operation, represent substantially equivalent loads to said inverted and non-inverted output
3 terminals of said n-type sense amp.

1 10. The circuit of claim 2, further comprising a differential domino circuit, said
2 differential domino circuit and said differential sense latch being coupled such that, in
3 operation, differential output signals present on differential output terminals of said
4 differential domino circuit cause a corresponding electronic signal to be stored in said
5 differential sense latch.

1 11. A method for storing electronic signals produced by a differential circuit comprising:
2 pre-charging said differential circuit;
3 evaluating said differential circuit;
4 sensing differential output signals via a differential sense circuit; and
5 storing an electronic signal corresponding to said differential output signal.

1 12. The method of claim 11, wherein pre-charging said differential circuit comprises
2 charging said differential output terminals to substantially the same voltage.

1 13. The method of claim 12, wherein said voltage comprises approximately ground.

1 14. The method of claim 13, wherein evaluating said differential circuit comprises:
2 applying a clock signal to said differential circuit at a substantially pre-determined
3 point in time after said pre-charging; and
4 charging one of said differential output terminal to a voltage comprising
5 approximately a power supply voltage.

1 15. The method of claim 12, wherein said voltage comprises approximately a power
2 supply voltage.

1 16. The method of claim 15, wherein evaluating said differential circuit comprises:
2 applying a clock signal to said differential circuit at a substantially pre-determined
3 point in time after said pre-charging; and
4 discharging one of said differential output terminals to a voltage comprising
5 approximately ground.

1 17. An integrated circuit (IC) comprising:
2 a plurality of datapaths, at least one of said datapaths comprising:
3 a differential circuit and a differential sense latch, wherein said differential sense
4 latch comprises a differential sense circuit and a jam-latch coupled such that, in operation,
5 an electronic signal based, at least in part, on differential output terminals of said
6 differential circuit is stored in said jam-latch.

1 18. The IC of claim 17, wherein said differential circuit comprises a sense amp.

1 19. The IC of claim 17, wherein said differential circuit comprises a differential domino
2 circuit.

1 20. The IC of claim 17, wherein said jam latch comprises cross-coupled inverters.

- 1 21. The IC of claim 17, wherein said IC comprises a processor.
- 1 22. The IC of claim 21, wherein said processor comprises a microprocessor.
- 1 23. The IC of claim 21, wherein said processor comprises a network processor.
- 1 24. The IC of claim 21, wherein said processor comprises a digital signal processor
- 2 (DSP).

ABSTRACT

A circuit including a differential sense circuit and a latch, the differential sense circuit and the latch coupled so as to form a differential sense latch such that, in operation, an electronic signal stored in the latch is retained for at least one clock cycle.






FIG. 1 (Prior Art)

FIG. 2 (Prior Art)


Sheet 2 of 6




300
FIG. 3 (Prior Art)




400
FIG. 4



500
FIG. 5



600
FIG. 6



(FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DIFFERENTIAL SENSE LATCH SCHEME

the specification of which

is attached hereto.
 was filed on _____ as _____
 United States Application Number _____
 or PCT International Application Number _____
 and was amended on _____
 (if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

APPLICATION NUMBER	COUNTRY (OR INDICATE IF PCT)	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 37 USC 119
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

APPLICATION NUMBER	FILING DATE

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to:

Howard A. Skaist, Reg. No. 36,008, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP

(Name of Attorney or Agent)

12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to:

Howard A. Skaist, (503) 684-6200.


(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor (given name, family name)

Feng Chen

Inventor's Signature



Date

6/26/00

Residence Portland, Oregon USA

Citizenship China

(City, State)

(Country)

P. O. Address 16000 N.W. Andalusian Way

Portland, Oregon 97229 USA

Full Name of Second/Joint Inventor (given name, family name)

Tom Fletcher

Inventor's Signature Thomas D. Fletcher

Date June 26, 2000

Residence PORTLAND, Oregon USA

Citizenship USA

(City, State)

(Country)

P. O. Address 4785 NW 177TH PLACE

PORTLAND, Oregon 97229 USA

Full Name of Third/Joint Inventor (given name, family name)

Inventor's Signature _____

Date _____

Residence _____

Citizenship _____

(City, State)

(Country)

P. O. Address _____

Full Name of Fourth/Joint Inventor (given name, family name)

Inventor's Signature _____

Date _____

Residence _____

Citizenship _____

(City, State)

(Country)

P. O. Address _____

Full Name of Fifth/Joint Inventor (given name, family name)

Inventor's Signature _____

Date _____

Residence _____

Citizenship _____

(City, State)

(Country)

P. O. Address _____

APPENDIX A

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, a firm including: William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; Amy M. Armstrong, Reg. No. 42,265; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. 44,587; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George L. Fountain, Reg. No. 36,374; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. 41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Darren J. Milliken, Reg. No. 42,004; Chun M. Ng, Reg. No. 36878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Lisa A. Norris, Reg. No. 44,976; Daniel E. Ovanezian, Reg. No. 41,236; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey S. Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Charles T. J. Weigell, Reg. No. 43,398; James M. Wu, Reg. No. 45,241; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my attorneys; and Andrew C. Chen, Reg. No. 43,544; Justin M. Dillon, Reg. No. 42,486; and John F. Travis, Reg. No. 43,203; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (714) 557-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells, Reg. No. P43,256; Peter Lam, Reg. No. 44,855; and Gene I. Su, Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.